\Ve describe the design, fabrication, characteri-/ation, and inodeling of an array of single transistor si-napses The single transistor synapses simiiltaneoiisly perform long term w+Jit storage, coiiipiite the prodiict of the inpiit aiid floating gate mliie, aiid update the weight Yaliie according to a hehhian or a hackpropagation learning rule. The charge on the floating gate is decreased by hot electron injection with high selectil-iy for a particiilar synapse The charge on tlie floating gate is increased by electron timieling, which rewlts in high selectix-ity between r o m , hiit iiiiich lo~ver selectkity between columns along a row \Vlien the steady state soiirce ciirrent is used as the representation of the weight Yaliie, both the iiicrenieiiting aiid decrenienting fiiiictioiis are proportional to a power of the so111ce ci1rrent.
I. I N T R O D~I C T I O N
There are five reqiiireiiient~s for a learning synapse [ 11. First, the weight. shoiild he s h r e d permanently in t,he absence of learning. Second, the synapse must. coiiipiite as ail outpiit t,he prodiict. of t,lie inpiit, signal mit,h t,he synaptic weight. Third, each synapse shoiild require iniiiiiiial area? resiilt.ing in the iiiaxiniiim array size for a given area. Fonrth, each synapse shoiild operat.e with low power dissipation so t,liat~ the synaptic array is not. power constrained. And finally, the array shoiild be capable of iiiipleinentiiig either Hebbiaii or Backpropagat,ion learning riile for inodifying the weight. on t,he float,iiig @e.
We have designed? fabiicat ed, c h a r x t erized, axid modeled aii array of single traiisistm synapses which satisfy these five crit,eria. The single t,raiisist.or synapses siiiiiiltanmisly perforin long t.erin weight, storage, conipiit,e t.he prodiict of the inpiit, aiid float,iiig gate valiie, and iipdate t.he weight value according t o a hehbiaa or a backpropagat,ioii learning nile.
Each synapse in oiir synaptic array is a single t.ransist.or wit,h its weight stored as a charge on a float.ing silicon @e. Figure 1 The synaptic ciirreiit, is t,liiis t,he product, of t,he weight., I , aiid a weak exponential fiiiict,ioii of t,he inpiit, volt,age. Hot elect,roii iiiject,ioii ~~d d s elect,roiis t,o the float.ing gat,e, thereby decreasing t.lie weight.. Injection occiirs for large drain voltages: t,lierefore t.he float,ing gat,e charge can he reduced during iiornial feedforward operat.ion by raising t he drain volt age. Elect,roii t iinneling 1-einoves elect roils from t.he float,ing gat,e, thereby increasing t,he weight,. The t,iiniieliiig line cont,rols the tiiiiiieling current.: t,liiis t,he float,iiig gat,? charge can be increased diiring normal feedforward operaiion by raising t,he t,iiiineling line voltage. The t.iinneliiig rate is modiilattd by hot,li the inpiit, ~:olt,age aiid the charge on t,he floating gat.e.
Figiire 2 shows a.n example the iiat,iire of t,lie weight. 1ipdat.e process. The soiirce ciirreiit, is iised as a iiieasiire of the synapse meight,. The The model qiialitatiwly agrees with the data in Fig. 4 , with n in the range of 0.7 -0.9. The tiinneling selectivity between synapses on different rows is very good, hiit tiinneling selectirity along along a row is poor. We typically inemuere tiinneling selectivity ratios along a row between 3 -7 for oiir devices. 
